



ASSISTANT COMMISSIONER FOR PATENTS  
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 C.F.R. §1.53(b) is the patent application of  
Inventor(s): Syouji OHISHI

For: DEMODULATION METHOD AND DEMODULATION APPARATUS



- ☒ Specification and Claims (40 pages)
- ☒ 10 sheets of drawings
- ☒ Newly executed Declaration and Power of Attorney
- ☒ Return Receipt Postcard
- ☒ An assignment of the invention to FUJITSU LIMITED with accompanying PTO-1595 Form
- ☒ A certified copy of Japanese Patent Application No. 11-259316 filed: September 13, 1999
- ☐ A verified stmt. to establish small entity status under 37 C.F.R. §1.9 and 37 C.F.R. §1.27

☒ A filing fee, calculated as shown below:

	(Col. 1)	(Col. 2)
FOR	No. Filed	No. Extra
BASIC FEE		
TOTAL CLAIMS	5 - 20 =	* 0
INDEP CLAIMS	4 - 03 =	* 1
MULTIPLE DEPENDENT CLAIM PRESENTED		

Small Entity	
RATE	FEE
	\$345
x 9 =	
x 39 =	
+130 =	
TOTAL	

Other Than A Small Entity	
RATE	FEE
	\$690
x 18 =	0
x 78 =	78
+260 =	0
	\$768


\* If the difference in Col. 1 is less than zero, enter "0" in Col. 2

☒ Check # 298958 in the amount of \$ 808.00 to cover the filing fee and assignment recordation fee.  
In the event that the attached check is found to be insufficient, the Commissioner is hereby authorized  
to charge payment for any additional filing fees required under 37 CFR 1.16 associated with this  
communication or credit any over-payment to Deposit Account No. 01-2300.

☐ Please charge our Deposit Account No. 01-2300 in the amount of \$ \_\_\_\_\_ to cover the filing  
fee and assignment recordation (see attached PTO-1595 form). A duplicate of this sheet is attached.  
The Commissioner is hereby authorized to charge payment for any additional filing fees required under  
37 CFR 1.16 associated with this communication or credit any over-payment to Deposit Account No.  
01-2300. A duplicate of this sheet is attached.

Respectfully submitted,

ARENT FOX KINTNER PLOTKIN & KAHN, PLLC

By:   
Reg. No. 25,895

1050 Connecticut Avenue, N.W.  
Suite 600  
Washington, D. C. 20036-5339  
Tel: (202) 857-6000  
Fax: (202) 638-4810

CMM:mmg

# DEMODULATION METHOD AND DEMODULATION APPARATUS

## FIELD OF THE INVENTION

The present invention relates to a demodulation method  
5 and a demodulation apparatus which orthogonally detect a PSK  
(Phase Shift Keying) modulated signal with a fixed oscillation  
frequency so as to demodulate I and Q channel signals in a digital  
communication technique such as digital satellite broadcasting.  
More particularly, this invention relates to the demodulation  
10 method and the demodulation apparatus which corrects orthogonal  
skew and unbalanced amplification of the I and Q signals which  
occur particularly in a detection process of a semi synchronous  
orthogonal detection circuit so as to reduce deterioration of  
a demodulation characteristic.

## BACKGROUND OF THE INVENTION

Digitization which is the recent tendency deeply spreads  
into information electric home appliances represented by sound  
equipments and image equipments. With the development of IC  
20 (integrated circuit) and the multimedia where communication and  
computers are united, the exchange of information between  
electronic equipments becomes easy. Particularly the  
digitization of television broadcasting which is a typical  
information electric home appliance, namely, digital  
25 television technique is not only wide-range television

techniques such as process, transmission, recording and conversion of image/sound signals according to the digital process but also integrated techniques which makes full use of all the digital techniques such as data compression, code error  
5 correction.

Further, the digital television broadcasting has a background of MPEG2 which is a moving picture compressing technique adopted as the standard system in ITU (International Telecommunication Union). This technique makes integrated  
10 digital broadcasting including bi-directional data broadcasting and multi-channel by means of band compression possible. Therefore, in order to realize high-definition broadcasting in the digital television technique, it is desired to demodulate the I and Q channel signals which are continued  
15 from the prior analog television technique with higher reproducibility. In the case where a modulated signal is transmitted by radio communication via a satellite particularly like the television satellite broadcasting, a radio wave (carrier) is utilized as a carrier wave. Thus, quality of a  
20 transmission line in a transmission space is lowered due to weather or another influences, and a receiving state is occasionally deteriorated. Therefore, it is requested to improve reliability and stability of the demodulation process in the demodulation apparatus.

25 Fig. 1 is a block diagram showing a schematic structure

of the prior demodulation apparatus. The demodulation apparatus 100 shown in Fig. 1 demodulates a modulated signal modulated by 4-phase PSK (hereinafter, QPSK). In Fig. 1, the demodulation apparatus 100 is composed of a semi synchronous  
5 orthogonal detection circuit 110 as a so-called tuner, A/D converters 131 and 132, a timing reproduction circuit 134, an amplitude comparator 136, a loop filter 138 and a carrier reproduction circuit 140.

The semi synchronous orthogonal detection circuit 110  
10 detects a first signal (hereafter referred to as  $S_i$  signal) on an I channel side and a second signal (hereafter referred to as also referred to as  $S_q$  signal) on a Q channel side from the modulated signal. The  $S_i$  signal and the  $S_q$  signal are orthogonal. The semi synchronous orthogonal detection circuit 110 is  
15 composed of an amplifier 111 at the previous stage, an orthogonal phase detector 120, low-pass filters 113 and 115, and amplifiers 117 and 119 on the after stage. The amplifier 111 amplifies the modulated signal. The orthogonal phase detector 120 orthogonally detects the signals on the I channel  
20 side and Q channel side from the modulated signal output from the amplifier 111. The low-pass filters 113 and 115 remove harmonic components of the signals on the I channel side and Q channel side output from the orthogonal phase detector 120. The amplifiers 117 and 119 amplify individually the signals on  
25 the I and Q channel sides where their bandwidths are limited.

The orthogonal phase detector 120 is composed of a local oscillator 122, a multiplier 121, a phase shifter 125 and a multiplier 123. The local oscillator 122 oscillates the modulated signal with a fixed frequency (angular frequency:  $\omega_c$  +  $\omega_d$ ) which is close to an original carrier wave frequency of the modulated signal (angular frequency:  $\omega_c$ ). The multiplier 121 product-detects the signal on the I channel side from the modulated signal using the oscillation signal ( $\cos[(\omega_c + \omega_d)t]$ ) of the local oscillator 122. The phase shifter 125 shifts the phase of the oscillation signal of the local oscillator 122 by  $\pi/2$  so as to output the oscillation signal. The multiplier 123 product-detects the signal on the Q channel side from the modulated signal using the oscillation signal ( $\sin[(\omega_c + \omega_d)t]$ ) output from the phase shifter 125.

The A/D converter 131 converts the  $S_i$  signal output from the semi synchronous orthogonal detection circuit 110 into an I channel sample signal of a digital value. The A/D converter 132 converts the  $S_q$  signal into a Q channel sample signal of a digital value.

The timing reproduction circuit 134 fetches the  $S_i$  signal and the  $S_q$  signal of the digital value from the I and Q channel sample signals output respectively from the A/D converters 131 and 132 with timing which synchronizes a base band signal. The amplitude comparator 136 calculates symbol amplitudes from the  $S_i$  signal and the  $S_q$  signal of the digital value and outputs

signals showing a difference between the calculated symbol amplitudes and a reference amplitude (hereinafter, amplitude difference signals).

Fig. 2 is a block diagram showing a schematic structure of the amplitude comparator in the prior demodulation apparatus. The amplitude comparator 136 has the structure shown in Fig. 2. The signal on the I channel side (here, the  $S_i$  signal of digital value) and the signal on the Q channel signal (here,  $S_q$  signal of digital value) are inputted, and their amplitudes are vector-calculated by an amplitude arithmetic section 151 so that the symbol amplitudes are obtained. The signals showing the symbol amplitudes and an inverted signal of the reference amplitude showing the original amplitude of the modulated signal, that is a signal obtained by multiplying the reference amplitude by -1, are added by an addition section 152. Therefore, a difference between the signals showing these amplitudes is output as an amplitude compared result.

The loop filter 138 smoothes the signal showing the amplitude compared result output from the amplitude comparator 136 and inputs the smoothed result into the amplifier 111 of the semi synchronous orthogonal detection circuit 110.

The carrier reproduction circuit 140 corrects a phase difference, mentioned later, so as to extract an I channel signal (I signal) and a Q channel signal (Q signal) of digital values which are final objects to be acquired from the  $S_i$  signal

and the  $S_q$  signal of digital values output from the timing reproduction circuit 134. In the carrier reproduction circuit 140, a feedback loop is formed by a complex multiplier 142, a phase comparator 143, a loop filter 144, a numeric-control oscillator 145 and a sine-wave generator 146.

An operation of the demodulation apparatus 100 will be explained below. In Fig. 1, the modulated signal by QPSK is input into the amplifier 111 of the semi synchronous orthogonal detection circuit 110 via a not shown antenna. The modulated signal is amplified by suitable gain in the amplifier 111 so as to be input into the orthogonal phase detector 120.

The modulated signal amplified by the amplifier 111 is input into the multiplier 121 in the orthogonal phase detector 120. The modulated signal is multiplied by the oscillation signal  $(\cos[(\omega_c + \omega_d)t])$  output from the local oscillator 122 so that the signal on the I channel is extracted. Similarly, the amplified modulated signal is multiplied by the oscillation signal  $(\sin[(\omega_c + \omega_d)t])$  output from the phase shifter 125 so that the signal on the Q channel is extracted.

The signals on the I and Q channel sides output from the orthogonal phase detector 120 are input respectively into the low-pass filters 113 and 115. Their harmonic components are removed and the signals are input into the amplifiers 117 and 119. The signals on the I and Q channel sides input into the amplifiers 117 and 119 are amplified by equal gains so as to

be output as the  $S_i$  signal and the  $S_q$  signal. In general, the  $S_i$  signal and the  $S_q$  signal are represented by the following equations by using the I channel signal ( $I(t)$ ) and the Q channel signal ( $Q(t)$ ) which should be finally demodulated.

5 
$$S_i = I(t)\cos(\omega_d t) - Q(t)\sin(\omega_d t) \quad \dots (1)$$

$$S_q = Q(t)\cos(\omega_d t) + I(t)\sin(\omega_d t) \quad \dots (2)$$

As understood from the oscillation angular frequency( $\omega_c + \omega_d$ ) of the local oscillator,  $\omega_d$  shows the difference between the angular frequency of the carrier wave and the angular frequency  
10 of the local oscillator.

The  $S_i$  signal and the  $S_q$  signal are then input into the A/D converters 131 and 132 so as to be sampled and made to the quantum. These signals are converted respectively into the I channel sample signal and the Q channel sample signal of digital  
15 value. The I and Q channel sample signals are input into the timing reproduction circuit 134 and extracted at timing which synchronizes with a clock (symbol rate) of the base band signal so as to be outputted.

The signals on the I and Q channel sides of digital value  
20 output from the timing reproduction circuit 134 are input into the amplitude comparator 136 and further into the complex multiplier 142 of the carrier reproduction circuit 140. The signals on the I and Q channel sides input into the amplitude comparator 136 are input into the amplitude arithmetic section  
25 151 so that the symbol amplitudes are calculated and the



differences with the reference amplitude are calculated by the addition section 152. The calculated results are output as the amplitude compared results so as to be input into the loop filter 138 at the next stage.

5           The loop filter 138 smoothes the signals showing the amplitude compared results and inputs the results as control signals which can change the gains into the amplifier 111 of the semi synchronous orthogonal detection circuit 110. As a result, the semi synchronous orthogonal detection circuit 110, 10 the A/D converters 131 and 132, the timing reproduction circuit 134, the amplitude comparator 136 and the loop filter 138 form the feedback loop. The symbol amplitudes, which are determined by the signals on the I and Q channel sides output from the timing reproduction circuit 134, are converged on the reference 15 amplitude.

On the other hand, the signals on the I and Q channel sides, which are input into the complex multiplier 142 of the carrier reproduction circuit 140, are used for complex multiplication according to the following equations together with a  $\cos(\omega_c t)$  signal and a  $\sin(\omega_c t)$  signal of the angular frequency  $\omega_c$  output from the sine-wave generator 146, mentioned later. These signals are output as signals  $I'(t)$  and  $Q'(t)$ .

$$I'(t) = S_I \cos(\omega_c t) + S_Q \sin(\omega_c t) \quad \dots (3)$$

$$Q'(t) = S_Q \cos(\omega_c t) - S_I \sin(\omega_c t) \quad \dots (4)$$

25           The signals  $I'(t)$  and  $Q'(t)$  output from the complex

multiplier 142 are input into the phase comparator 143. The phase comparator 143 outputs a signal (hereinafter, phase difference signal) which is in accordance with a phase difference between these two signals. The phase difference  
5 signal output from the phase comparator 143 is smoothed in the loop filter 144 so as to be output as a signal showing an average value of a change amount in unit time (hereinafter, phase difference average signal).

The phase difference average signal output from the loop  
10 filter 144 is input into the numeric-control oscillator 145. The numeric-control oscillator 145 generates a signal corresponding to the phase difference average signal, namely,  $\omega_r t$  shown in the equations (1) and (2). The signal generated in the numeric-control oscillator 145 is input into the  
15 sine-wave generator 146. The sine-wave generator 146 inputs the  $\cos(\omega_r t)$  signal and the  $\sin(\omega_r t)$  signal of the angular frequency  $\omega_r$  into the complex multiplier 142.

Therefore, the feedback loop is formed in the carrier reproduction circuit 140. The oscillation angular frequency  
20  $\omega_r$  of the sine-wave generator 146 is converged so as to coincide with the oscillation angular frequency  $\omega_d$  of the  $S_1$  signal and the  $S_0$  signal obtained from the timing reproduction circuit 134. More concretely, as is clear from the following equations obtained from the above equations (1) to (4), the angular  
25 frequency  $\omega_r$  converges on  $\omega_d$ . The signals  $I'(t)$  and  $Q'(t)$

obtained from the complex multiplier 142 become the original I channel signal (I(t) signal) and the Q channel signal (Q(t) signal) included in the modulation signal. Therefore, the objective modulation of the I and Q channel signals is achieved.

$$\begin{aligned}
 I' &= S_I \cos(\omega_r t) + S_Q \sin(\omega_r t) \\
 &= I(t) \cos((\omega_d - \omega_r) t) - Q(t) \sin((\omega_d - \omega_r) t) \cdots (5) \\
 Q' &= S_Q \cos(\omega_r t) - S_I \sin(\omega_r t) \\
 &= I(t) \sin((\omega_d - \omega_r) t) + Q(t) \cos((\omega_d - \omega_r) t) \cdots (6)
 \end{aligned}$$

Fig. 3A is a diagram showing the operation of the prior demodulation apparatus. This is constellation of QPSK obtained in the ideal demodulation. Namely, in the case where the angular frequency  $\omega_r$  converges on  $\omega_d$  in the equations (5) and (6), the symbols which are determined by the I and Q channel signals output from the complex multiplier 142 are specified on four positions as shown in Fig. 3A. These four positions shift by  $\pi/2$  in the first to fourth quadrants, and shift by  $\pi/4$  with respect to I and Q axes.

However, actually it is difficult to tightly hold the set phase amount in the phase shifter 125 of the semi synchronous orthogonal detection circuit 110. Normally, the phase amount slightly deviates from an objective value. For example, in the case where the phase amount  $\pi/2$  deviates by  $\theta$  [rad] in the phase shifter 125 shown in Fig. 1, the  $S_I$  and  $S_Q$  signals output from the amplifiers 117 and 119 are also different from the results shown in the equations (1) and (2). Therefore, these signals

are represented by the following equations.

$$S_I = I(t) \cos(\omega_d t) - Q(t) \sin(\omega_d t) \quad \dots (7)$$

$$S_Q = Q(t) \cos(\omega_d t + \theta) + I(t) \sin(\omega_d t + \theta) \quad \dots (8)$$

Further, when these signals are subject to the complex arithmetic in the complex multiplier 142, results represented by the following equations are obtained.

$$\begin{aligned} I' = & I(t) [\cos(\omega_d t) \cos(\omega_r t) + \sin(\omega_d t + \theta) \sin(\omega_r t)] \\ & + Q(t) [\cos(\omega_d t + \theta) \sin(\omega_r t) \\ & - \sin(\omega_d t) \sin(\omega_r t)] \quad \dots (9) \end{aligned}$$

$$\begin{aligned} Q' = & I(t) [\sin(\omega_d t + \theta) \cos(\omega_r t) - \cos(\omega_d t) \sin(\omega_r t)] \\ & + Q(t) [\sin(\omega_d t) \sin(\omega_r t) \\ & + \cos(\omega_d t + \theta) \sin(\omega_r t)] \quad \dots (10) \end{aligned}$$

Therefore, even if  $\omega_r = \omega_d$  is obtained by the feedback loop of the carrier reproduction circuit 140, the  $I'$  and  $Q'$  signals do not coincide with the  $I(t)$  and  $Q(t)$  signals. Thus, these symbols appear as orthogonal skew. Fig. 3B is a diagram of the constellation in this case. The symbols appear in positions which rotate around the symbols on the constellation (Fig. 3A) without skew. Therefore, there is a problem that the BER (Bit Error Rate) characteristic after the demodulation is deteriorated due to the orthogonal skew in the prior demodulation apparatus.

Further, if the gains of the amplifiers 117 and 119 which amplify the  $I$  and  $Q$  channel signals after the orthogonal phase detection are different from each other in the semi synchronous

orthogonal detection circuit 110, the above skew occurs. Therefore, the constellation which is similar to that of Fig. 3B appears, and the demodulation characteristic is deteriorated.

5 This is caused by the following reason. The feedback loop formed by the amplitude comparator 136 and the loop filter 138 just utilizes the results (symbol amplitudes), which are obtained by the vector arithmetic of the amplitudes of the signals on the I and Q channel sides output from the timing reproduction circuit 134, as the signal which can change the gain of the amplifier 111 of the semi synchronous orthogonal detection circuit 110. The results do not correct shift of the characteristic between the amplifiers 117 and 119.

10 Further, in order to solve these problems, a comparatively large-sized equalizer circuit should be provided. Therefore, the circuit configuration becomes complicated, and this increases the cost.

#### SUMMARY OF THE INVENTION

20 It is an object of the invention to detect a skew amount from signals on I and Q channel sides after being passed through a timing reproduction circuit and correct orthogonal skew and a difference in amplitude between the signals on the I and Q channel sides so as to reduce deterioration of a demodulation characteristic due to the skews.

According to one aspect of this invention, when an I channel signal and a Q channel signal which are obtained from a PSK modulated signal by a semi synchronous detection system are demodulated, a skew detector calculates symbol amplitudes from a first signal on the I channel side and a second signal on the Q channel signal to be inputted into a carrier reproduction circuit, and outputs differences between the calculated symbol amplitudes and a predetermined reference amplitude as skew signals. A sine-wave generator generates two orthogonal sine waves from the skew signals smoothed via a loop filter. A skew correction device multiplies one (first skew correcting coefficient) of the two sine waves and the first signal so as to obtain a multiplied result and multiplies the other one (second skew correcting coefficient) of the two sine waves and the second signal so as to obtain a multiplied result. The skew correction device adds these multiplied results and inputs the added result as a new second signal into the carrier reproduction circuit.

Therefore, a feedback loop, which is composed of the skew correction device, the skew detector, the loop filter and the sine-wave generator, is formed at the previous stage of the carrier reproduction circuit. The feedback loop circuit detects skew of the Q channel signal which occurs in a phase shifter required for the orthogonal detection and can obtain the second signal where the detected skew is corrected. As a

result, the second signal which is the corrected result is inputted into the carrier reproduction circuit so that the influence of the skew can be eliminated in a process of the carrier reproduction circuit and the processes thereafter.

5           According to another aspect of this invention, an amplitude difference comparator calculates a difference between a first signal on an I channel side and a second signal on a Q channel side to be inputted into a timing reproduction circuit which extracts a signal with timing in synchronization  
10 with a base band signal. An amplifier amplifies one (hereinafter a first channel signal) of the first signal and the second signal by means of a gain according to a signal showing the difference smoothed via a loop filter. The amplifier inputs the amplified result as a new first channel signal into the  
15 timing reproduction circuit.

          Therefore, a feedback loop, which is composed of the amplifier, the amplitude difference comparator and the loop filter, is formed at the previous stage of the timing reproduction circuit. The feedback loop circuit adjusts a  
20 level of one of the first signal and the second signal such as sample values of the I and Q channels output from A/D converters so that both the signals are equal. As a result, even if gains are different from each other in amplifiers which individually amplifies the signals on the I and Q channel sides which have  
25 been just subject to the orthogonal phase detection, the

influence of the skew due to the difference in the gains can be eliminated in the process of the timing reproduction circuit and the processes thereafter.

Other objects and features of this invention will become  
5 apparent from the following description with reference to the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing a schematic structure  
10 of a prior demodulation apparatus.

Fig. 2 is a block diagram showing a schematic structure of an amplitude comparator in the prior demodulation apparatus.

Fig. 3A and Fig. 3B are diagrams showing an operation of the prior demodulation apparatus.

15 Fig. 4 is a block diagram showing a schematic structure of a demodulation apparatus according to a first embodiment of the present invention.

Fig. 5 is a block diagram showing a schematic structure of a skew correction device of the demodulation apparatus  
20 according to the first embodiment.

Fig. 6 is a block diagram showing a schematic structure of a skew detector of the demodulation apparatus according to the first embodiment.

Fig. 7 is a diagram showing an operation of a sine-wave  
25 generator in the demodulation apparatus according to the first



embodiment.

Fig. 8A to Fig. 8C are diagrams showing an operation of the demodulation apparatus according to the first embodiment.

Fig. 9 is a block diagram showing a schematic structure of the demodulation apparatus according to a second embodiment

5 of the present invention.

Fig. 10 is a block diagram showing a schematic structure of an amplifier of the demodulation apparatus according to the second embodiment.

Fig. 11 is a block diagram showing a schematic structure of an amplitude difference comparator of the demodulation apparatus according to the second embodiment.

10

Fig. 12 is a block diagram showing a schematic structure of the skew detector of the demodulation apparatus according to the second embodiment.

15

#### DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of a demodulation method and a demodulation apparatus of the present invention will be explained below with reference to the accompanying drawings. The invention is not limited to these embodiments.

20

The demodulation method and the demodulation apparatus according to a first embodiment will be explained below. The demodulation method and the demodulation apparatus according to the first embodiment have the following characteristic in

25

addition to the characteristic of the prior demodulation apparatus 100. That is, orthogonal skew is detected based on the I and Q channel signals output from the timing reproduction circuit 134, and the detected orthogonal skew is corrected. The  
5 corrected result is input into the carrier reproduction circuit 140 so as to achieve accurate reproduction of a demodulated signal without being influenced by the orthogonal skew, namely, the phase delay  $\theta$  of the phase shifter 125.

Fig. 4 is a block diagram showing a schematic structure  
10 of the demodulation apparatus according to the first embodiment. The demodulation apparatus 10 shown in Fig. 4 is provided with a feedback loop circuit between the timing reproduction circuit 134 and the carrier reproduction circuit 140. The feedback loop circuit is composed of a skew correction device 20, a skew  
15 detector 30, a loop filter 40 and a sine-wave generator 50. This is different from the prior demodulation apparatus 100. Components that are same or perform similar functions to those of the prior demodulation apparatus 100 shown in Fig. 1 are provided with the same legends and their explanation will be  
20 omitted.

In Fig. 4, the skew correction device 20 corrects the orthogonal skew based on the respective signals on the I and Q channel sides output from the timing reproduction circuit 134 and a sine-wave signal output from the sine-wave generator 50,  
25 mentioned later. The skew correction device 20 outputs I and

Q channel signals to be demodulated finally, that are signals which obtain ideal constellation shown in Fig. 3A.

Fig. 5 is a block diagram showing a schematic structure of the skew correction device of the demodulation apparatus according to the first embodiment. As shown in Fig. 5, the skew correction device 20 outputs the first signal (hereafter referred to as  $S_i$  signal) on the I channel side received from the timing reproduction circuit 134 as it is as first signal (hereafter referred to as  $S_i'$  signal). On the other hand, inputs the second signal (hereafter referred to as  $S_q$  signal) on the Q channel side into a multiplication section 21.

The multiplication section 21 receives the  $S_q$  signal as well as a sine-wave signal (cos wave) outputted from the sine-wave generator 50, mentioned later, as a skew correcting coefficient. The multiplication section 21 multiplies these input signals and outputs the multiplied result. The multiplied result outputted from the multiplication section 21 is input into an addition section 23. The  $S_i$  signal is also input into a multiplication section 22. The multiplication section 22 inputs the  $S_i$  signal as well as a sine-wave signal (sin wave) output from the sine-wave generator 50, mentioned later, as a skew correcting coefficient. The multiplication section 22 multiplies these input signals and outputs the multiplied result.

The addition section 23 adds the multiplied result output

from the multiplication section 22 to the multiplied result output from the multiplication section 21 and outputs the added result as an  $S_q'$  signal. Namely, in the case where the phase delay  $\theta$  occurs in the phase shifter 125, as shown in the equation  
5 (8), only the signal on the Q channel side of the signals on the I and Q channel sides output from the timing reproduction circuit 134 is influenced by the phase delay  $\theta$ . The skew correction device 20 corrects skew in the signal on the Q channel side using the skew correcting coefficient.

10 The  $S_i'$  and  $S_q'$  signals output from the skew correction device 20 are input into the complex multiplier 142 of the carrier reproduction circuit 140 and further into the skew detector 30. The skew detector 30 detects the output of the skew correction device 20, namely, a skew amount of the symbols  
15 from the  $S_i'$  and  $S_q'$  signals.

Fig. 6 is a block diagram showing a schematic structure of the skew detector of the demodulation apparatus according to the first embodiment. As shown in Fig. 6, the skew detector 30 inputs both the  $S_i'$  and  $S_q'$  signals into an amplitude  
20 arithmetic section 31 and an area judgment section 32. The amplitude arithmetic section 31 vector-calculates the amplitudes of the input  $S_i'$  and  $S_q'$  signals so as to obtain symbol amplitudes. The area judgment section 32 judges areas where the symbols of the  $S_i'$  and  $S_q'$  signals are positioned in an IQ  
25 space, and outputs a signal according to the judged areas.

The calculated result output from the amplitude arithmetic section 31, namely, the signal showing the symbol amplitudes are input into an addition section 33. The addition section 33 adds a reference amplitude that original amplitude  
5 of the symbol obtained from the modulated signal is shown by a negative code to the symbol amplitude. Thus, the addition section 33 outputs a difference of the amplitude as the amplitude compared result. The structure composed of the amplitude arithmetic section 31 and the addition section 33 has  
10 the function which is the same as that of the amplitude comparator 136 shown in Fig. 2.

The amplitude compared result output from the addition section 33 is input into a selector 35 and a signal inversion section 34. The signal inversion section 34 outputs a signal  
15 obtained by inverting the amplitude compared result, that is a signal obtained by multiplying the amplitude compared result by -1. The inverted signal is input into the selector 35. The selector 35 selects the amplitude compared result output from the addition section 33, the inverted signal of the amplitude  
20 compared result output from the signal inversion section 34 or a signal showing a special output according to a selection signal. The selector 35 outputs the selected signal as skew output. The selection signal is output from the area judgment section 32.

25 The skew detector 30 outputs a signal which shows the

difference between the symbol amplitude of the  $S_i'$  and  $S_q'$  signals and the reference amplitude, a signal which is obtained by inverting the code of the difference signal, or a signal which shows special output, as the skew output according to the areas  
5 in the IQ space of the symbol determined from the  $S_i'$  and  $S_q'$  signals.

As for the concrete judgment made by the area judgment section 32 is as follows. When the symbol amplitude is positioned in a specified area in the second or fourth quadrant  
10 of the IQ space, the area judgment section 32 outputs a signal showing "0". When the symbol amplitude is positioned in a specified area in the first or third quadrant, the area judgment section 32 outputs a signal showing "1". When the symbol amplitude is positioned in another area, the area judgment  
15 section 32 outputs a signal showing "2". In this case, the selector 35 outputs the signal showing the amplitude compared result, the inverted signal of the amplitude compared result and the signal of special value (may be zero but another value is preferable) successively in the case where the signal output  
20 from the area judgment section 32 shows "0", "1" or "2".

The skew output from the skew detector 30 is input into the loop filter 40 so as to be smoothed. The output of the loop filter 40 is input into the sine-wave generator 50 so as to be converted into orthogonal two sine waves. Fig. 7 is a diagram  
25 showing an operation of the sine-wave generator in the

demodulation apparatus according to the first embodiment.

In the graph shown in Fig. 7, a horizontal axis shows input from the loop filter 40. For example, when a signal showing "+511" is input into the sine-wave generator 50, a cos wave and  
5 sin wave of  $+90^\circ$  are output. When a signal showing "-512" is input, a cos wave and sin wave of  $-\pi/2$  [rad] are output.

An instantaneous value according to the signal showing the range of +511 to -512 in the sine wave is thus output. In this example, the range of the amplitude which is the  
10 instantaneous value is -64 to +64. The sine-wave generator 50 does not generate a signal of  $2\pi$  [rad] which is the whole phase range unlike the sine-wave generator 146 and generates a signal of  $\pi$  [rad] which is the half of the  $2\pi$  [rad].

The two sine waves output from the sine-wave generator  
15 50, namely, the cos wave and sin wave are fed back as the skew correcting coefficient to the skew correction device 20. Therefore, the feedback loop is formed.

An operation of the demodulation apparatus 10 will now be explained below. The explanation is omitted for the flow  
20 of the signal flow from that the modulated signal is input into the semi synchronous orthogonal detection circuit 110 to that the signals on the I and Q channel sides are extracted in the timing reproduction circuit 134, as it is mentioned above. The operation of the feedback loop circuit composed of the skew  
25 correction device 20, the skew detector 30, the loop filter 40

and the sine-wave generator 50 will be mainly explained.

In Fig. 4, plus phase delay  $\theta$ , for example, occurs in the phase shifter 125 of the orthogonal phase detector 120, namely, the signals shown in the equations (7) and (8) are output as the signals on the I and Q channel sides from the timing reproduction circuit 134. In this case, the skew detector 30 inputs the  $S_i'$  and  $S_o'$  signals which have passed through the skew correction device 20 thereinto so as to output the minus signal as the skew output as mentioned below.

Fig. 8A to Fig. 8C are diagrams showing the operation of the demodulation apparatus according to the first embodiment. Particularly they show constellation of the symbols of the  $S_i'$  and  $S_o'$  signals output from the timing reproduction circuit 134. Fig. 8A shows the ideal constellation of the symbol when the phase delay  $\theta$  does not occur, namely,  $\theta = 0$ .

Fig. 8B shows the constellation (thick line) when the phase delay  $\theta$  is plus. Fig. 8C shows the constellation (thick line) when the phase delay  $\theta$  is minus. In Fig. 8B and Fig. 8C, thin lines show the ideal constellation shown in Fig. 8A.

Therefore, this example corresponds to Fig. 8B when the phase delay  $\theta$  is plus. Particularly in Fig. 8B and Fig. 8C, areas, which are determined from predetermined angles formed by two straight lines connecting the symbol positions on the ideal constellation shown in Fig. 3A (four symbol positions which shift by  $\pi/2$  and shift by  $\pi/4$  with respect to the I and



Q axes) and the origin of the IQ space, become the specified areas. These areas correspond to the specified areas a and b in the drawings.

Therefore, in the case where the symbol of the  $S_i'$  and  $S_q'$  signals is positioned in the specified area b of the second or fourth quadrant in the IQ space in Fig. 8B, the reference amplitude (thin line) has a larger value than that of the symbol amplitude (thick line) of the  $S_i'$  and  $S_q'$  signals due to the plus phase delay in the area b. The amplitude compared result by the addition section 33 shown in Fig. 6 shows a minus value. In this case, as for the signal output from the area judgment section 32, the signal "0" showing the specified area b is output. The selector 35 outputs the signal of minus value which is the output of the addition section 33 directly as the skew output.

On the other hand, in the case where the symbol of the  $S_i'$  and  $S_q'$  signals is positioned in the specified area a of the first or third quadrant in the IQ space, the symbol amplitude (thick line) of the  $S_i'$  and  $S_q'$  signals shows a larger value than that of the reference amplitude (thin line). As a result, a plus value is output as the amplitude compared result by the addition section 33. However, in this case, the signal "1" showing the specified area a is output as the signal output from the area judgment section 32. The selector 35 selects the inverted signal of the output of the addition section 33 so as to output a minus value signal as the skew output ultimately.

Therefore, in the case where the phase delay  $\theta$  showing plus value occurs, a signal corresponding to a difference between the calculated symbol amplitude and the reference amplitude is output as a negative signal from the skew detector

5 30. Similarly, in the case where negative phase delay  $\theta$  occurs, the skew output from the skew detector 30 is a plus signal. In the case where the symbol is not positioned in the specified area a nor b, the signal "2" is output from the area judgment section 32. A signal of special value is output as the skew  
10 output via the selector 35.

The skew output showing negative signal is smoothed in the loop filter 40, and the negative signal is input into the sine-wave generator 50. When a value corresponding to the signal input into the sine-wave generator 50, namely, a value  
15 on the horizontal axis on the graph shown in Fig. 7 is  $\alpha$ , the two sine waves output from the sine-wave generator 50 can be represented as  $\cos \alpha$  and  $\sin \alpha$ . In this case, the  $S_q'$  signal output from the skew correction device 20 can be represented as  $S_q' = S_q \cos \alpha + S_i \sin \alpha$  according to the structure of the  
20 skew correction device 20. However, this is based on a result gotten from the following equation.

In order to eliminate the phase delay  $\theta$  in the equation (8), as shown in the following equation, phase  $\alpha$  is introduced and a value of  $\alpha$  which satisfies  $\alpha = -\theta$  may be input into the  
25 sine-wave generator 50.

$$S_q' = Q(t)\cos(\omega_d t + \theta + \alpha) + I(t)\sin(\omega_d t + \theta + \alpha) \cdots (11)$$

When the equation (11) is modified, the following equation is obtained.

$$\begin{aligned} S_q' &= [Q(t)\cos(\omega_d t + \theta) + I(t)\sin(\omega_d t + \alpha)]\cos\alpha \\ &+ [I(t)\cos(\omega_d t) - Q(t)\sin(\omega_d t)]\cos\theta \\ &- [Q(t)\cos(\omega_d t) + I(t)\sin(\omega_d t)]\sin\theta\sin\alpha \cdots (12) \end{aligned}$$

Further, when assuming the case where the phase delay  $\theta$  is small is, and  $\cos \theta = 1$  and  $\sin \theta = 0$ , the above equation (12) is shown as follows.

$$\begin{aligned} S_q' &= [Q(t)\cos(\omega_d t + \theta) + I(t)\sin(\omega_d t + \alpha)]\cos\alpha \\ &+ [I(t)\cos(\omega_d t) - Q(t)\sin(\omega_d t)]\sin\alpha \\ &= S_q\cos\alpha + S_I\sin\alpha \cdots (13) \end{aligned}$$

The deduced result means that the skew correction can be achieved by performing the operation represented by the equation (13) in the skew correction device 20. Therefore, when the value of the loop filter 40 becomes suitable by means of the above operation, the output of the skew detector 30, namely, the amplitude compared result becomes zero. As a result, the skew correction is completed.

In the demodulation apparatus 10 shown in Fig. 4, the signals on the I and Q channels output from the timing reproduction circuit 134 are input into the amplitude comparator 136. The amplitude comparator 136 compares the amplitudes in order to obtain the feedback input signal into the semi synchronous detection circuit 110. However, the  $S_I'$

and  $S_q$ ' signals output from the skew correction device 20 may be input into the amplitude comparator 136. In this case, since the I and Q channel signals which have been subject to the skew correction are used for the amplitude comparison, the gain of the amplifier 111 can be changed more effectively and with high reliability. Further, in this case, the amplitude compared result obtained from the addition section 33 of the skew detector 30 is input directly into the loop filter 138 so that the amplitude comparator 136 can be eliminated.

In the modulation apparatus 10 according to the first embodiment, orthogonal skew which occurs in the phase shifter 125 of the orthogonal phase detector 120 is detected by the feedback loop circuit based on the I and Q channel signals output from the timing reproduction circuit 134. The feedback loop circuit is composed of the skew correction device 20, the skew detector 30, the loop filter 40 and the sine-wave generator 50. The feedback loop circuit corrects detected orthogonal skew, and inputs the corrected result into the carrier reproduction circuit 140. Therefore, the influence of the phase delay  $\theta$  in the phase shifter 125 is eliminated, and the deterioration of the demodulation characteristic caused by the orthogonal skew can be reduced.

There will be explained below the demodulation method and the demodulation apparatus according to the second embodiment.

The demodulation apparatus 10 according to the first embodiment

corrects the skew which is caused by the phase delay which occurs in the phase shifter 125 of the semi synchronous orthogonal detection circuit 110. However, when the gains between the amplifiers 117 and 119 of the semi synchronous orthogonal  
5 detection circuit 110 are different, there arises a problem that the constellation which is similar to Fig. 8B or 8C appears. In order to solve this problem, the demodulation apparatus according to the second embodiment corrects a difference between the gains of the amplifiers 117 and 119 in addition to  
10 the correction of the phase delay. Therefore, more accurate reproduction of the demodulated signal is achieved.

Fig. 9 is a block diagram showing a schematic structure of the demodulation apparatus according to the second embodiment. The demodulation apparatus 60 shown in Fig. 9 is  
15 provided with a feedback loop circuit between the A/D converter 132 and the timing reproduction circuit. The A/D converter 132 converts the signal ( $S_q$ ) on the Q channel side output from the semi synchronous orthogonal detection circuit 110 into a digital signal. This feedback loop circuit is composed of an  
20 amplifier 70, an amplitude difference comparator 80 and a loop filter 62. This point is different from the demodulation apparatus 10 according to the first embodiment. Further, the structure of a skew detector 90 is different from the structure of the skew detector 30. The same reference numerals in Fig.  
25 4 are given to the corresponding components to those of the

demodulation apparatus 10, and the explanation thereof is omitted.

In the demodulation apparatus 60 according to the second embodiment, the amplifier 70 amplifies the Q channel sample  
5 signal output from the A/D converter 132 based on a gain showing a signal output from the loop filter 62, mentioned later. Fig. 10 is a block diagram showing a schematic structure of the amplifier of the demodulation apparatus according to the second embodiment. As shown in Fig. 10, the amplifier 70 inputs a  
10 signal to be amplified and the signal showing gain into a multiplication section 72. The amplifier 70 amplifies the signal according to the gain, and this is used for general purpose.

The amplitude difference comparator 80 compares the I  
15 channel sample signal output from the A/D converter 131 with the Q channel sample signal which has passed through the amplifier 70 and has been amplified. The comparator 80 outputs a signal according to their large-small relationship and a difference. Fig. 11 is a block diagram showing a schematic  
20 structure of the amplitude difference comparator of the demodulation apparatus according to the second embodiment. As shown in Fig. 11, the amplitude difference comparator 80 is composed of two absolute value arithmetic sections 82 and 84 and a large-small comparator 86.

25 The absolute value arithmetic section 82 calculates an

intermediate value of a plurality of sample signals forming a waveform of the signal on the I channel side. It calculates an absolute value of a difference between the intermediate value and an instantaneous value of the I channel sample signal.

5 Further, similarly the absolute value arithmetic section 84 calculates an absolute value of a difference between an intermediate value of the I channel sample signals and an instantaneous value of the Q channel sample signal.

Further, the large-small comparator 86 inputs the  
10 absolute value signals output from the absolute value arithmetic sections 82 and 84 thereinto and calculates their difference. For example, when the absolute value on the Q channel side is larger than the absolute value on the I channel side, their difference is output as a minus value. On the  
15 contrary, when the absolute value on the Q channel side is smaller than the absolute value on the I channel side, their difference is output as a plus value.

The loop filter 62 smoothes the output of the large-small comparator 86, namely, the output of the amplitude difference  
20 comparator 80. The loop filter 62 inputs the smoothed result as a control signal which can change the gain into the amplifier 70. Thus, the feedback loop is formed, and the maximum values of the I and Q channel sample signals output from the A/D converters 131 and 132, that is the amplitudes of the I and Q  
25 channel signal waveforms, converge so as to be equal with each

other.

Further, the skew detector 30 explained in the first embodiment is replaced by the skew detector 90, however the structures are different from each other partially. Fig. 12 is a block diagram showing a schematic structure of the skew detector of the demodulation apparatus according to the second embodiment. In Fig. 12, an area judgment section 92, a signal inversion section 94 and a selector 96 correspond respectively to the area judgment section 32, the signal inversion section 34 and the selector 35 shown in Fig. 6. Their operations are the same. The skew detector 90 is different from the skew detector 30 shown in Fig. 6 in that the amplitude compared result output from the amplitude comparator 136 is utilized as the amplitude compared result which is generated by the structure composed of the amplitude arithmetic section 31, the addition section 33 and the signal showing the reference amplitude in Fig. 6.

In other words, the skew detector 90 inputs the amplitude compared result output from the amplitude comparator 136 into the signal inversion section 94 and the selector 96. Therefore, the circuit configuration can be simplified somewhat.

There will be explained below an operation of the demodulation apparatus 60. The explanation is omitted for the flow of the signal flow via the overlapped structure of the first embodiment as it is mentioned above. Therefore, an operation



of the feedback loop circuit composed of the amplifier 70, the amplitude difference comparator 80 and the loop filter 62 will be mainly explained.

In Fig. 9, when the gains of the amplifiers 117 and 119 of the semi synchronous orthogonal detection circuit 110 are different from each other, the maximum values of the sample values output from the A/D converters 131 and 132 are inclined. Therefore, the amplitude difference comparator 80 continues to compare the I channel sample signal and the Q channel sample signal per suitable timing. The amplitude difference comparator 80 detects an amplitude difference and inputs a signal according to the amplitude difference into the amplifier 70, which amplifies the Q channel sample value, via the loop filter 62.

As a result, the Q channel sample signal to be input into the timing reproduction circuit 134 is adjusted. The maximum values of the I channel sample signal and the Q channel sample signal, that is the amplitudes of the I and Q channel signal waveforms, can be equal to each other by the function of the feedback loop. Even if the values of the symbol amplitudes calculated from the I and Q channel sample signals become large due to the amplitude adjustment, the amplitude is adjusted in order to make them close to the reference amplitude by the amplitude comparator 136 at the later stage. Therefore, problems are not caused.

The amplifier 70 may be provided on the output side of the A/D converter 131 so that the I channel sample signal is adjusted.

In the demodulation apparatus 60 according to the second  
5 embodiment, the Q channel sample value output from the A/D converter 132 is adjusted by the feedback loop circuit composed of the amplifier 70, the amplitude difference comparator 80 and the loop filter 62. Thus, the Q channel sample value becomes  
10 equal to the I channel sample value output from the A/D converter 131. Therefore, the skew which occurs due to a difference in the gains between the amplifiers 117 and 119 can be corrected, and the satisfactory modulation characteristic can be obtained.

According to one aspect of the invention, at the previous stage of the carrier reproduction circuit, the feedback loop  
15 circuit composed of the skew correction device, the skew detector, the loop filter and the sine-wave generator is provided. Thus, the skew on the Q channel signal side, which occurs in the phase shifter required for the orthogonal phase detection, is detected. Further, the signal where the detected  
20 skew has been corrected can be obtained. The corrected result is input into the carrier reproduction circuit so that the influence of the skew can be eliminated in the process by the carrier reproduction circuit and the processes thereafter. Therefore, the demodulation characteristic of the I and Q  
25 channel signals is prevented from being deteriorated, and the

satisfactory demodulation becomes possible.

According to another aspect of the present invention, at the previous stage of the timing reproduction circuit, the feedback loop circuit composed of the amplifier, the amplitude  
5 difference comparator and the loop filter is provided. The feedback loop circuit adjusts one of the levels of the signals on the I and Q channel sides such as the I and Q channel sample values output from the A/D converter. Thus, both the signals become equal to each other. Even if the gains are different  
10 in the amplifiers which individually amplify the signals on the I and Q channel sides just after the orthogonal phase detection, the influence of the skew which is caused by the gain difference can be eliminated in the process by the timing reproduction circuit and the processes thereafter. Therefore, the  
15 demodulation characteristic of the I and Q channel signals are prevented from being deteriorated, and the more satisfactory demodulation becomes possible.

Further, the comparatively simple feedback loop circuit is provided so that the amplitude skew due to the orthogonal  
20 skew and the amplitude gain which is caused by the phase delay can be corrected. Therefore, a complicated circuit such as an equalizer circuit is not required, and the cost can be reduced.

Although the invention has been described with respect to a specific embodiment for a complete and clear disclosure,  
25 the appended claims are not to be thus limited but are to be

construed as embodying all modifications and alternative constructions that may occur to one skilled in the art which fairly fall within the basic teaching herein set forth.

00000001 000000

WHAT IS CLAIMED IS:

1. A demodulation method of demodulating an I channel signal and a Q channel signal obtained from a PSK modulated signal by a semi synchronous detection system comprising:

5 a skew detection step of calculating symbol amplitudes from a first signal on the I channel side and a second signal on the Q channel side to be inputted into a carrier reproduction circuit so as to output difference between a calculated symbol amplitudes and a predetermined reference amplitude as skew  
10 signals;

a sine wave generation step of generating two orthogonal sine waves based on the skew signals; and

a skew correction step of multiplying a first skew correcting coefficient determined based on one of the two sine  
15 waves and the first signal so as to obtain a first multiplied result, and multiplying a second skew correcting coefficient determined based on the other one of the two sine waves and the second signal so as to obtain a second multiplied result, and  
inputting a result obtained by adding the first multiplied  
20 result to the second multiplied result as new second signal into said carrier reproduction circuit.

2. A demodulation method of demodulating an I channel signal and a Q channel signal obtained from a PSK modulated signal by  
25 a semi synchronous detection system comprising:

an amplitude difference comparison step of calculating  
a difference between a first signal on the I channel side and  
a second signal on the Q channel side to be inputted into a timing  
reproduction circuit extracting a signal at timing in  
5 synchronization with a base band signal; and

an amplification step of amplifying either signal of the  
first signal or the second signal by means of a gain based on  
the difference calculated at the amplitude difference  
comparison step and inputting the amplified result into said  
10 timing reproduction circuit instead of the first signal or the  
second signal.

3. A demodulation apparatus which demodulates an I channel  
signal and a Q channel signal obtained from a PSK modulated  
15 signal by a semi synchronous detection system comprising:

a carrier reproduction unit which complex-multiplies a  
first signal on the I channel side and a second signal on the  
Q channel side, which are obtained by orthogonally detecting  
the modulated signal based on a fixed oscillation frequency,  
20 using two sine-wave signals which are obtained from a feedback  
loop which corrects a phase difference between the first signal  
and the second signal so as to demodulate the I channel signal  
and the Q channel signal;

a skew detection unit which calculates symbol amplitudes  
25 represented by the first signal and the second signal so as to

output differences between a calculated symbol amplitudes and  
a predetermined reference amplitude as skew signals;

a filter unit which smoothes the skew signals;

a sine-wave generation unit which generates two  
5 orthogonal sine waves based on the signals output from said  
filter unit; and

a skew correction unit which multiplies a signal  
representing one of the two sine waves generated by said  
sine-wave generation unit and the first signal so as to obtain  
10 a first multiplied result, and multiplies the other one of the  
two sine waves and the second signal so as to obtain a second  
multiplied result, and inputs a result, which is obtained by  
adding the first multiplied result to the second multiplied  
result, into said carrier reproduction circuit instead of the  
15 second signal.

4. The demodulation apparatus according to claim 3,

wherein said skew detection unit includes an area  
judgment unit which judges the symbol of the first signal and  
20 the second signal is positioned which of a plurality of  
specified areas where the symbols are positioned in an IQ space  
according to the amount of phases of the PSK modulation system,

wherein codes of the skew signals are inverted according  
to the judged result of said area judgment unit.

5. A demodulation apparatus which demodulate an I channel signal and a Q channel signal obtained from a PSK modulated signal by a semi synchronous detection system comprising:

an A/D conversion unit which converts a first signal on the I channel side and a second signal on the Q channel side, which are obtained by orthogonally detecting the modulated signal based on a fixed oscillation frequency, into digital signals so as to output sample signals of both the digital signals;

a timing reproduction unit which extracts the sample signals of the first signal and the second signal outputted from said A/D conversion unit with timing in synchronization with a base band signal so as to output the sample signals;

an amplitude difference comparison unit which calculates a difference between the sample signals of the first signal and the second signal;

a filter unit which smoothes a signal representing the difference calculated in said amplitude difference comparison unit; and

an amplification unit which amplifies either sample signal of the first signal or the second signal by a gain according to the signal outputted from said filter unit so as to input the amplified result into said timing reproduction unit instead of the sample signal.



# ABSTRACT OF THE DISCLOSURE

A skew detector calculates symbol amplitudes from a first signal ( $S_i'$  signal) on an I channel side and a second signal ( $S_q'$  signal) on a Q channel side to be inputted into a carrier reproduction circuit. The skew detector outputs differences between the calculated symbol amplitudes and a predetermined reference amplitude as skew signals. A sine-wave generator generates two orthogonal sine waves from the skew signals which are smoothed via a loop filter. A skew correction unit obtains a multiplied result by multiplying one of the two sine waves (first skew correcting coefficient) and the first signal. The skew correction unit obtains a multiplied result by multiplying the other one of the two sine waves (second skew correcting coefficient) and the second signal. The skew correction unit adds these multiplied results and inputs the added result as a new second signal into the carrier reproduction circuit.

FIG. 1




FIG.2




FIG.3A





FIG.3B



10




FIG.5




FIG.6




FIG.7




FIG.8A




FIG.8B




FIG.8C






FIG. 9




FIG.10




FIG.11





FIG.12



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

## Declaration and Power of Attorney For Patent Application

### 特許出願宣言書及び委任状

### Japanese Language Declaration

### 日本語宣言書

以下の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私生活、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

DEMODULATION METHOD AND

DEMODULATION APPARATUS

上記発明の明細書（下記の欄でX印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ 月 日に提出され、米国出願番号または特許協定条約国際出願番号を \_\_\_\_\_ とし、  
（該当する場合） \_\_\_\_\_ に訂正されました。

☐ was filed on \_\_\_\_\_  
as United States Application Number or  
PCT International Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、通商規則第37編第1条第6項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

# Japanese Language Declaration (日本語宣言書)

私は、米国内法第35編119条(a)-(d)項又は365条(b)項に基づき、米国外の国の少なくとも一つを指定している特許協定第365(a)項に基づき、米国外、又は外国での特許出願もしくは発明考証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明考証の外国出願を以下に、括弧をマークすることで、示しています。

## Prior Foreign Application(s)

外国での先行出願  
 11-259316

Japan

13/September/1999

Priority Not Claimed

優先権を主張なし

(Number)  
 (番号)

(Country)  
 (国名)

(Day/Month/Year Filed)  
 (出願年月日)

=

(Number)  
 (番号)

(Country)  
 (国名)

(Day/Month/Year Filed)  
 (出願年月日)

=

私は、第35編米国法典119条(a)項に基づいて下記の米特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.)  
 (出願番号)

(Filing Date)  
 (出願日)

(Application No.)  
 (出願番号)

(Filing Date)  
 (出願日)

私は、下記の米国法典第35編120条に基づいて下記の米特許出願に記載された権利、又は米国内を指定している特許協定第365条(c)項に基づき権利をここに主張します。また、本出願の各種米範囲の内容が米国法典第35編112条第1項又は特許協定第365条(c)項で規定された方法で先行する米特許出願の開示されていない限り、その先行米特許出願提出日より本出願の日本国内または特許協定第365条(c)項で規定された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Application No.)  
 (出願番号)

(Filing Date)  
 (出願日)

(Status: Patented, Pending, Abandoned)  
 (現況: 特許許可済、係属中、放棄済)

(Application No.)  
 (出願番号)

(Filing Date)  
 (出願日)

(Status: Patented, Pending, Abandoned)  
 (現況: 特許許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書で私が行なう表明が真実であり、かつ私の入手した情報と私の信じることに基づく表明が全て真実であると信じていること、さらに故意にされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の表明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣言を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

# Japanese Language Declaration (日本語宣言書)

委任状: 私は下記の発明者として、本出願に関する一切の  
 手続を特許庁長官に対して遂行する代理士または代理人  
 として、下記の者を指名いたします。(弁護士、または代理  
 人の氏名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint  
 the following attorney(s) and/or agent(s) to prosecute this  
 application and transact all business in the Patent and Trademark  
 Office connected therewith (list name and registration number)

書頭送付元

And I hereby appoint as principal attorneys: David T. Nikaido, Reg. No. 22,663;  
 Charles M. Marmelstein, Reg. No. 25,895; George E. Oran, Jr., Reg. No. 27,931;  
 Robert B. Murray, Reg. No. 22,980; E. Marcie Enas, Reg. No. 32,131; Douglas H.  
 Goldsash, Reg. No. 33,125; Monica Chin Kitts, Reg. No. 36,105; Richard J.  
 Berman, Reg. No. 39,107; King L. Wong, Reg. No. 37,500; Karen K. Costantino,  
 Reg. No. 35,107; James A. Poulos, III, Reg. No. 31,714; Patrick D. Muir, Reg.  
 No. 37,403; Sharon N. Klesner, Reg. No. 36,335; and Murat Orgu, Reg. No. 44,275;  
 Bradley D. Goldizen, Reg. No. 43,637; and N. Alexander Nolte, Reg. No. 45,689.

直接電話連絡元: (名前及び電話番号)

Please direct all communications to the following address:  
 ARENT FOX KINTNER PLOTKIN & KAHN, PLLC  
 1050 Connecticut Avenue, N.W., Suite 600  
 Washington, D.C. 20036-5339  
 Tel: (202) 857-6000; Fax: (202) 857-6395

唯一または第一発明者名

Full name of sole or first inventor

発明者の署名

日付

Inventor's signature

Date

住所

Residence

国籍

Citizenship

私書箱

Post Office Address c/o FUJITSU LIMITED

1-1, Kamikodanaka 4-chome,

Nakahara-ku, Kawasaki-shi,  
 Kanagawa 211-8588 Japan

第二共同発明者名

Full name of second joint inventor, if any

第二共同発明者の署名

日付

Second inventor's signature

Date

住所

Residence

国籍

Citizenship

私書箱

Post Office Address

(第三以降の共同発明者についても同様に記載し、署名をす  
 ること)

(Supply similar information and signature for third and subsequent  
 joint inventors.)